 |
       |
|
Our technical writers write documentation about MIPS-compatible processors and system controllers, such as this PMC-Sierra user manual describing a dual-CPU system-on-chip (SOC) network processor with HyperTransport, DMA, and memory-controller interfaces and a buffered bus interface unit (BIU) for rapidly passing packet and payload data between functional units.
|
    |